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ABSTRACT: The ALICE experiment at the LHC is equipped with an electromagnetic calorimeter (EMCal) designed to enhance its capabilities for jet measurement. In addition, the EMCal enables triggering on high energy jets. Based on the previous development made for the Photon Spectrometer (PHOS) level-0 trigger, a specific electronic upgrade was designed in order to allow fast triggering on high energy jets (level-1). This development was made possible by using the latest generation of FPGAs which can deal with the instantaneous incoming data rate of 26 Gbit/s and process it in less than 4 µs. KEYWORDS: L1 trigger; EMCAL; ALICE.
Overview
The ALICE detector at the LHC (A Large Ion Collider Experiment) will carry out comprehensive measurements of high energy nucleus-nucleus collisions, in order to study the phase transition between confined matter and the Quark-Gluon Plasma (QGP). For this purpose, ALICE has been upgraded with a large acceptance electromagnetic calorimeter providing the neutral portion of the jet energy measurement and an efficient and unbiased trigger for high energy jets.
The calorimeter consists of 12288 towers of layered Pb-scintillator which are arranged in 2x2 towers (one module). EMCAL is composed of 10 regular supermodules and is completed with 2 thirds of supermodule. One regular SM is made of 24 strips of 12 modules and the thirds will be equipped with 24 strips of 4 modules.
Supermodule electronics
Each tower features a Charge Sensitive Preamplifier (CSP) coupled to an Avalanche PhotoDiode (APD) that collects the light created during the interaction. The electronics necessary to read out one supermodule are distributed in 2 crates, see fig. 1 . They are mostly occupied by front-end (FEE) cards [2] , whose primary purpose is to perform tower signal readout, thanks to the ALTRO chips [3] . Their secondary purpose is to build fastOR signals. Each of those is an analogue sum of the 4 CSP signals generated by a module that is fed through a fast shaper in order to minimize latency. The analogue fastOR signals are transfered to 3 Trigger Region Unit (TRU) [4] which continuously digitize them at the machine bunch crossing rate (40 MHz) and compute the local L0 trigger. The Readout Control Unit (RCU) [5] is in charge of performing the data readout of both boards and transferring the data to the DAQ. 
TRU L0 algorithm
After digitization, each fastOR is digitally integrated over a time sliding window of 4 samples. Then, the results of these operations are constantly fed to 2 × 2 spatial sum processors that compute the energy deposit in patches of 4 × 4 towers (or 2 × 2 fastOR), see fig. 2 . Each patch energy is constantly compared to a minimum bias threshold; whenever it is crossed and the maximum of the peak has been found, a local L0 trigger is fired. In preparation for the L1 algorithm, the time integrated sums are also stored in a circular buffer for later retrieval.
Trigger requirements and hardware development motivations
In order to meet the objective of recording, the required rejection is in the order of 10-20 for Pb+Pb and ∼3000 for p+p (smaller event size but higher collision rate). In the Pb+Pb case most of the rejection will be done by the High Level Trigger (processor farm) as opposed to the p+p case, where it is ineffective and most of it must be done at L0/L1 level by hardware. A new hardware development was mandatory, first in order to build the global L0 trigger which is an OR of the 32 L0 locally calculated by the TRUs. Secondly, for computing two kinds of L1 triggers: the L1-gamma trigger which uses the same patch size as L0, but without the inefficiencies displayed by the L0 (i.e. 2 × 2 patches across several TRU regions can be computed), and the L1-jet trigger, which is built by summing energy over a sliding window of 2 × 2 subregions (1 subregion = 4x4 fastOR = 8x8 towers) (see fig. 2 ). For that, data aggregation is necessary. Also, it is desirable to maintain the L1 triggers selectivity against collision centrality in order to discriminate interesting signal from the background noise. The thresholds must therefore be corrected by the multiplicity information which is made available by the V0 detector [6] .
Solution implemented: the Summary Trigger Unit (STU)
The STU hardware ( fig. 3) is FPGA-based and is designed to allow data concentration, thanks to the custom serial link connections with all TRUs. STU also features a Trigger, Timing and Control (TTC) interface [7] for receiving the machine reference clock and the trigger messages. The interface with V0 is there to allow event by event threshold computation according to a second order fit of EMCAL energy as a function of V0 information (which is itself dependent on PMT 
Custom serial protocol implementation
The main motivation for the development of this custom serial link was the desire to reuse the TRU design made for the PHOton Spectrometer (PHOS) which was equipped with a spare RJ45 connector directly linked to its FPGA. Also, the trigger timing constraints drove the design in the same direction, because the transmission latency minimization and some functional requirements, such as having the STU used as a low jitter reference clock distributor for TRUs and the fact that the local L0s had to be forwarded to STU for feeding its global OR required a proprietary solution. Thus, the choice was made to use a 4-pair LVDS link transported over CAT7 Ethernet cables because they have the appropriate impedance and feature low signal attenuation and low skew between pairs. Pair usage is as follows: one pair is dedicated for the LHC reference clock transfer to the TRU, another is used by the TRUs to forward their local L0 candidates and the 2 remaining are used for synchronous serial data transfer without any encoding. Each data pair running at 400 Mb/s and the clock used for transfer is the LHC clock multiplied by 10. With this very light protocol, the latency is only the sum of the cable delay and bit transmission time. Each TRU sends simultaneously its 96 values of 12 bit coded time integrated fastOR data to the STU at 800 Mb/s; the latency is thus 1.44 µs.
The link synchronization is done before each start of run by Finite State Machine implemented in the FPGA. It is done in 2 steps, first the data phase alignment takes place, it relies on the individual data path fine granularity delaying feature available in the Virtex 5 FPGA (up to 64 steps of 78 ps). A scanning of all tap values is made in order to obtain the zone where data reception is stable and then the central value is applied. Secondly, character framing is performed for associating individually each incoming bit to the good deserialized word.
Trigger algorithms description
The L1 trigger processing starts at the confirmed L0 reception on the RCU side. The trigger information is then passed to the TRUs which select the appropriate time integrated value in their circular buffers and transmit them to the STU. Meanwhile, the V0 detector transfers the A and C plate charge information to the STU via the direct optical link. The thresholds for photon and jet patches are immediately processed and made available before the actual patch processing starts. In the STU, one photon processor ( fig. 4) is implemented by TRU reception link. For the A side, the data are mirrored as they are written in the reception buffer, i.e. fastOR #95 is written in first memory position and fastOR #0 in the last position. This compensates the actual physical supermodule mirroring due to their opposite sides of insertion. In parallel to this processing, and for preparing the jet patch processing, data are also fed to a 4 × 4 integrator which builds the 6 subregions per region. This operation is basically only carrying out 6 times 16 successive accumulations followed by a memory write. Once all subregion informations are built, EMCAL can be represented as a rectangle of 12 rows × 16 columns of subregions. At this stage only one jet processor is necessary. It is very similar to one of those used for photon processing in a region, due to the new geometry, 2 columns of 11 processors of 2 × 2 objects are needed (here the object being subregion instead of fastOR). 165 different patches are computed. 
Conclusion
The STU has been installed for a year, all the system interfaces have been validated and the custom serial protocol has been demonstrated to operate in real condition with intensive readout. The L0/L1 triggers are commissioned and data validation with the runs done in p+p at fixed threshold is in progress. The good trade-off between parallel and serial computation has allowed to use only ∼ 50% of the FPGA internal logic and left a timing margin of ∼700 ns for the processing of 2961 photon 2 × 2 and 165 jet 64 × 64 patches processing. These provisions allow future algorithm upgrades or modifications.
